United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 

Dafca licenses Stanford's chip anti-tampering IP
Print this article Email this article Reprints RSS Digital Edition

EE Times


MANHASSET, N.Y. — SoC validation specialist Dafca Inc. has concluded an IP licensing deal to use GPS signature-related technology developed at Stanford University to help secure the semiconductor supply chain.

The exclusive license is with professors Per Enge Sherman Lo and David De Lorenzo of Stanford's GPS Research Laboratory in the University's Department of Aeronautics and Astronautics.

Dafca contributed to initial development of the technology. Dafca chairman Jim Kelley is credited as one of the co-inventors of the technology, and will serve as a partner with Stanford University's GPS lab for future research.

Enge will join Dafca's science advisory board.

The collaboration aims to to provide technology to secure the integrated circuit supply chain using location-based signatures inserted into ICs during manufacturing.

The Stanford researchers developed the technology that enables the use of GPS to track semiconductor shipments.

Dafca's patented, reprogrammable fabric technology addresses anti-tamper and system protection. Dafca's ClearBlue software for post-silicon, SoC validation is designed to monitor and control the functional behavior of devices.



Related Links:

  • Secure CPU complies with DoD anti-tamper mandate



  •   Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
     
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    DoD Recognizes University Scientists For Basic Research
    Annual awards to university faculty to conduct next-generation research projects were announced this week by the Defense Department.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.



    All White Papers »   

      Design Resources
    Designing for a dual Galileo-based GPS system
    Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
    More »
     
    Education and
    Learning


    Learn Now:












    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2010 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About