United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 

Agilent's GoldenGate certified for 65/40-nm designs
Print this article Email this article Reprints RSS Digital Edition

EDA DesignLine


TSMC has certified the accuracy, performance and compatibility of Agilent's GoldenGate RFIC circuit simulator for baseband designs targeting TSMC's 65LP nmand 40LP nm processes.

"Agilent's GoldenGate RF/mixed-signal simulator has met the stringent 65/40LP nm baseband Spice Tool Qualification Program requirements for accuracy and compatibility," said Tom Quan, deputy director of Design Service Marketing at TSMC, in a statement.

"With the ever-increasing complexity and operating characteristics for next-generation wireless ICs, foundry and EDA collaboration is essential for successful RFIC designs in these leading-edge technology nodes," said Paul Colestock, RFIC product marketing manager with Agilent's EEsof EDA division.

GoldenGate enables full characterization of complete transceivers, including parasitics, prior to tape-out.

GoldenGate takes advantage of frequency-domain, time domain and mixed-signal simulation technologies to ensure proper device operation, increased manufacturability and reduced design spins.

GoldenGate is part of Agilent's RFIC simulation, analysis and verification solution that links the RF system, subsystem, and component-level design and analysis as part of a design flow.






  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
DoD Recognizes University Scientists For Basic Research
Annual awards to university faculty to conduct next-generation research projects were announced this week by the Defense Department.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2010 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About