SOFTWARE TOOLS - UAD3+ tests and debugs complex SoCs

Lauta, Germany - The Universal Access Device 3+ (UAD3+) from pls (Programmierbare Logik & Systeme) is a hardware tool for high-end trace, multi-core and multi-target debugging, profiling, and calibration targeted for users of complex 16-bit and 32-bit microcontrollers (e.g. ARM7/9/11, Cortex-M3/R4/A8, PowerArchitecture, TriCore, XC2000/XE166 and SH-2A).

The UAD3+ is optimized for use in multi-core and multi-target systems with high clock frequencies. With flexible pod and connector designs, up to eight cores and targets can be controlled with different debug protocols.

JTAG extender technology permits connection lengths of up to 5 meters to the base unit. Optional extenders are available with galvanic electrical isolation. The pods can also be used for CAN interface or logic analyzer probe.

Targets can be accessed at speeds up to 100 MHz clock frequency via serial interfaces such as JTAG, Device Access Port (DAP) or Serial Wire Debug (SWD).

During debugging, several core/targets can be synchronized by the UAD3+. Two input voltage ranges - 1.6 V to 5.5 V standard or optionally 0.8 V to 3.3 V - cover all possible applications.

According to the company, the UAD3+ sets new standards in multi-core/multi-target debugging, and also in high-end real-time trace. The highly flexible pod and connector designs ensure simple and efficient support of trace protocols such as CoreSight ETM, Nexus, or OCDS LII. The distance between the trace pod on the target and the base unit may be up to 5 meters.

The UAD3+ has a trace memory of up to 4 GBytes, a maximal trace stream width of 32 bits, and trace signals up to 500 MHz.

Control of the UAD3+ is via the company's Universal Debug Engine (UAD) 2.7, which offers numerous functions for system visualization such as trace window, applications profiling, and code coverage. Gigabit Ethernet, USB 2.0 or FireWire 800 interfaces are available as connections to the host PC.

The modular concept of the UAD3+ enables simple expansion to other architectures and debug protocols. Series production is planned for the second quarter of 2010.

For further information visit www.pls-mc.com.