News & Analysis
MIPS64 Processors
2/15/2002 4:43 AM EST
MIPS64 Processors
Developed using a 0.15-micron process, the SRS71000 and SR71010 MIPS64 microprocessors are aimed at networking designs. Available in 500, 500, and 600 MHz speed grades, the processors are dual-issue superscalar parts that deliver a nine-stage pipeline with dynamic branch prediction capabilities. The SR71000 includes 32 KB each of primary instruction and primary data cache as well as 512 KB of unified secondary cache. The SR71010 adds to this tertiary cache control, including on-chip tertiary cache stages that can support up to 16 MB of external tertiary cache using commodity SRAMS. Both processors also support cache line locking and prefetching for improved performance.
Developed using a 0.15-micron process, the SRS71000 and SR71010 MIPS64 microprocessors are aimed at networking designs. Available in 500, 500, and 600 MHz speed grades, the processors are dual-issue superscalar parts that deliver a nine-stage pipeline with dynamic branch prediction capabilities. The SR71000 includes 32 KB each of primary instruction and primary data cache as well as 512 KB of unified secondary cache. The SR71010 adds to this tertiary cache control, including on-chip tertiary cache stages that can support up to 16 MB of external tertiary cache using commodity SRAMS. Both processors also support cache line locking and prefetching for improved performance.
SandCraft, www.sandcraft.com
|
|
|
|
|
Navigate to related information
