Tackling I²C Development Complexities Using Innovative Tools

Validating device compliance to the I²C protocol is a difficult task. Understanding how a device reacts under non-ideal conditions such as stress testing is even tougher. This paper describes an I²C bus analysis tool that helps ease I²C bus compliance and interoperability with unique features such as parametrics testing, glitch injection, timing skew, and master/slave emulation.