Power-Aware FPGA Design

The goal of this paper is to examine each design step and component of system power with the purpose of providing techniques to reduce wasteful power consumption. In addition, available power modes and exploited to minimize further power consumption, energy, and battery life.