How to Get Started with SystemVerilog Assertions

A key feature of SystemVerilog is assertions, which unite simulation and formal verification semantics to drive a design-for-verification (DFV) methodology. Synopsys introduced beta support for SystemVerilog assertions in the VCS HDL simulator in October 2003. This article provides an introduction to SystemVerilog assertions and shows how you can easily start using them with VCS.