Tech Papers
Top 10 tips to minimize power consumption when designing with FPGAs
Actel
Christian PlanteTechnical Paper
April 2009
With stricter system power limits, specifications and standards that put a cap on the total power consumed, system designers are increasingly challenged. This paper presents the key Dos and Don'ts to help designers manage power budgets with FPGAs.
Rate this Content
Navigate to related information




