Tech Papers
Hard Macro Placement in Complex SoC Design
Synopsys
Neeraj Kaul and Steve KisterProduct Paper
November 2004
This paper discusses how increasing numbers of hard macros make physical implementation of SoC designs more challenging and how the JupiterXT Design Planning tool addresses these challenges.
Rate this Content
|
|
|
|
|
Navigate to related information
