Model-based Instruction Stream Generation for Processor Verification

This paper discusses a model-based approach to developing an instruction stream generator for modern microprocessor verification. Through the separation of concerns for several common instruction stream generation challenges, a robust and flexible framework is shaped for modeling complex concurrent processor behaviors and constraints, necessary to be able to generate valid and interesting instruction stream scenarios.