Tech Papers
Reducing FPGA Costs by Saving a Speed Grade
Mentor Graphics
Jeff WilsonMentor Graphics Technical Library
October 2003
Learn how to apply physical synthesis techniques to reduce your silicon cost by as much as 30% by saving a speed grade on your next design.
Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.
Rate this Content
|
|
|
|
|
Navigate to related information
