Tech Papers
Achieving Timing Closure with FPGA Physical Synthesis
Mentor Graphics
Jeff Wilson and Tom FeistMentor Graphics Technical Library
October 2003
Step off the design iteration treadmill by using physical synthesis to rapidly solve timing problems in today's complex FPGAs. This article explains how physical synthesis technology works to concurrently optimize both logical and physical aspects of a design for single-pass timing closure.
Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.
Rate this Content
|
|
|
|
|
Navigate to related information
