Tech Papers

Reticle Enhancement Verification for the 65nm and 45nm Node

Freescale Semiconductor, Mentor Graphics, STMicroelectronics
Kevin Lucas, Kyle Patterson, Robert Boone and Corinne Miramond, Freescale Semiconductor

Mentor Graphics Technical Library

May 2006

External URL
In previous work we performed a theoretical analysis of OPC & RET verification requirements for the 65nm and 45nm device generations and drew conclusions for the ideal verification strategy. In this paper, we extend the previous work to include actual observed verification issues and experimental results. We analyze the historical experimental issues with regard to cause, impact and optimum verification detection strategy. The results of this experimental analysis are compared to the theoretical results, with differences and agreement noted. Finally, we use theoretical and experimental results to propose an optimized RET verification strategy to meet the user requirements of 45nm development and the differing requirements of 65nm volume production.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.





Please sign in to post comment

Navigate to related information

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Jobs sponsored by

Feedback Form