Tech Papers
Seamless Co-Verification of ARM Processor-based SoCs
Mentor Graphics, ARM
Tim HoldenMentor Graphics Technical Library
May 2006
A long-standing collaboration between ARM and Mentor has produced an excellent silicon IP/EDA tool combination that has aided designers in successfully completing hundreds of SoC designs based on ARM processors. Read how the high-speed HW simulation capability increases productivity for verification and regression testing of complex SoC designs.
Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.
Rate this Content
|
|
|
|
|
Navigate to related information
