Tech Papers
Applying Assertion-Based Formal Verification to Verification Hot Spots
Mentor Graphics
Ping Yeung and Sundaram SubramanianMentor Graphics Technical Library
November 2007
This paper discusses assertion-based verification (ABV) for complex system-on-a-chip (SoC) designs. Based on Mentor Graphics' experience helping design teams deploy assertions and formal verification, the company recommends deploying ABV (including formal model checking) on the most salient verification hot spots in a design, following a seven-step, formal verification planning process. By focusing ABV on verification hot spots, a design team can adopt ABV incrementally as they continue to use their simulation-based methodology. This has the added benefit of minimizing the risks involved with adopting a new methodology, while maximizing return-on-investment.
Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.
Rate this Content
Navigate to related information




