Design Article
Managing Complex SoC verification using plan based verification techniques
Freescale Semiconductor Inc. and STMicroelectronics NV
2/5/2010 10:31 AM EST
Project overview
Our project involved a dual core, 32-bit microcontroller for the automotive safety market. The device was designed as part of the Joint Development Program (JDP) between Freescale and STMicroelectronics.
The verification project was split between the two companies working together across five sites on two continents. Project managers were challenged to meet the high quality requirements of the automotive safety industry, so we needed to organize the verification teams to achieve maximum efficiency.
Our documentation needs would be highly demanding as we worked toward certification for the safety standard IEC 61508. On previous projects, we found the design documentation provided a starting point for our verification engineers to extract the design features and write a verification plan. However, this was far from efficient because the approach offered no clear linkage and the process was entirely manual.
Also on previous projects, we used a process where all tests were implemented and added to the regression list so they could be rerun with each new revision of the design database. The goal was clear: get all the tests to pass. However, there was no direct form of feedback to substantiate whether or not the verification plan was fulfilled. While we wanted better linkage between the regression results, verification plan, and the design documents, we lacked the ability to automate this process. In order for us to get a framework for the verification work across the various work groups, our flow had to be manually pre-planned and documented.
 Click on image to enlarge. |
Implementation of a new "managed" flow
In the first step, the verification engineer starts by reading FrameMaker-based design documents and then adds feature tags to everything requiring verification at the SoC level. The feature tags are done in conditional text and the resulting version of the design specification is handed back to the owner on the design side. Feature tags are extracted with a script and tables, with the features being generated automatically as a starting point for writing the verification plan. Some naming conventions for the tags help to structure the work at this level and direct the script.
The verification plan or "vPlan" is also written in FrameMaker, using the verification plan formatting rules. Enterprise Manager has the ability to read the vPlan document (when saved in xml or PDF format). It also controls the regression start and generates results reports. With the vPlan, it is also possible to map the results back to the verification plan. The mapping step provides a clear picture of the status of the verification work relative to the overall plan. This is a vital feature because it enables management to closely track the progress of the verification tasks on a feature by feature basis, or even down to the technical details of each feature. The vPlan and its results are hierarchical, so viewing becomes organized and very efficient.
Click on image to enlarge. |
|
|
|
|
|
anupambakshi
2/11/2010 5:55 AM EST
This is a great article about how to use Plan Based Verification.
One thing that I've often seen teams struggle with is that a plan is created at the start of the project only to be left by the way side when you know what hits the fan. Then the planning process is considered a burden and no one wants to touch it expect the management who wants to know how close they are to being done (ha!).
The plan based verification process should accommodate change. Bug tracking details and other pertinent data must be incorporated into the monitoring and analysis system to give a holistic view of the verification status. And for the complete story line, all history should be maintained so that mgmt. can see where they are. Effective and user friendly reporting is also critical in my view.
My hope is that more and more teams can follow this methodology.
Anupam Bakshi
http://agnisys.com
IVerifySpec : Closed loop requirement verification
Sign in to Reply